Speedata.io
Asaf Preis worked as a VLSI and FPGA Engineer at Speedata.io starting in July 2020. Prior to that, they were a FPGA Engineer at Valens from August 2017 to July 2020. Asaf also worked as a V&I Student at Valens from May 2016 to August 2017.
Asaf Preis attended Ben-Gurion University of the Negev from 2013 to 2017, where they pursued a field of study in electrical engineering. However, there is no information available regarding the degree they obtained from the institution.
This person is not in any offices
Speedata.io
1 followers
Speedata develops accelerated processor for big data analytics across industries. Speedata's Analytics Processing Unit (APU) was designed solely to optimize datacenter and cloud-based database and analytic workloads, dramatically improving performance by orders of magnitude while reducing costs, power consumption and space.