Cadence Design Systems
Viraj Patel is a Lead Product Validation Engineer at Cadence Design Systems since January 2019, contributing to the company's initiatives post-acquisition of Future Facilities Ltd in July 2022. Prior to this role, Viraj served as a Quality Assurance Engineer at Becrypt from July 2017 to January 2019 and as an Associate Quality Assurance Engineer and Associate Project Manager at IRIS Software between January 2016 and June 2017. Early career experiences include a Summer Internship at SAIC Motor UK Technical Centre Limited, focusing on vehicle architecture development, and a role as an Integrated Security Systems Operator during the London 2012 Olympics with G4S. Additionally, a Summer Internship at Tropic Air Ltd provided valuable insights into aircraft maintenance in developing regions. Viraj holds a Master’s Degree in Mechanical Engineering from Aston University and a Bachelor’s Degree in Mechanical Engineering from the University of Bristol, complemented by A-levels from Dulwich College.
This person is not in any teams
This person is not in any offices
Cadence Design Systems
50 followers
Cadence Design Systems, Inc. is an American multinational electronic design automation (EDA) software and engineering services company, founded in 1988 by the merger of SDA Systems and ECAD, Inc. The company produces software, hardware and silicon structures for designing integrated circuits, systems on chips (SoCs) and printed circuit boards.